

# A Process for 94-GHz Schottky-Diode-Based Phase-Shifter MMICs

Warren Berk

ARL-TN-166

November 2000

Approved for public release; distribution unlimited.

20001208 053

A CHERTRE THE

# **Army Research Laboratory**

Adelphi, MD 20783-1197

ARL-TN-166

November 2000

# A Process for 94-GHz Schottky-Diode-Based Phase-Shifter MMICs

Warren Berk

Sensors and Electron Devices Directorate

Approved for public release; distribution unlimited.

# **Abstract**

This report describes the first working monolithic microwave integrated circuit (MMIC) process produced at the Army Research Laboratory and the University of Maryland's Laboratory for Physical Sciences. This report describes a process that was used to produce 94-GHz phase shifters with 357° phase shift and a loss of –7.7 dB at 10 V.

# Contents

1.	Introduction							
2.	Material							
3.	Design and Layout	3						
4.	4. Processing							
	4.1 Ohmic Contact	4						
	4.2 Anode Contact Formation	4						
	4.3 Mesa Isolation	5						
	4.4 Resistors	5						
	4.5 Circuit Metal	5						
	4.6 Dielectric	6						
	4.7 Air Bridge Formation	6						
	4.8 Wafer Thinning	6						
	4.9 Transfer Etch	6						
	4.10 Via-Hole Etching	7						
	4.11 Linkback Plating	8						
5.	Summary	9						
A	cknowledgments	11						
$\mathbf{A}_{]}$	ppendix. Process Traveler	13						
D	Distribution 3							
R	eport Documentation Page	37						

# Figures

1.	Doping profile used for this device	2
2.	Polaron data of doping profile on PSIF3 5-2	2
3.	Chip design used for FedLab project	3
4.	Passivated resistor on PSIF 4-3 wafer	5
5.	Side view of an etched via hole created by ICP	7
6.	A finished chip from wafer PSIF3 4-3	8
7.	Discrete diodes used for dc testing	9
8.	First 94-GHz test results from Sanders (chip 2812)	10

# 1. Introduction

A working process has been developed to produce Schottky-diode-based monolithic microwave integrated circuits (MMICs). The work was done in support of an Army Research Laboratory (ARL) Federation Laboratory (FedLab) project to produce an E-scan phased-array radar demonstration in 2001. The phase-shifter chips (along with PALNAs—power amplifier/low-noise amplifiers—made at Sanders) will go into an eight-channel transmitter/receiver module called an octopack. The phase-shifter circuits are designed to produce channel phase shifting of more than 360°. The full MMIC fabrication process presented here is based on passivated diodes with resistors, capacitors, and thinned wafers with via holes.


# 2. Material

Semi-insulating 3-in. substrates were bought from AXT, and the diode profile used for this project came from Sanders (fig. 1). Epitaxial films were grown on semi-insulating wafers with the ARL Varian GEN II molecular beam expitaxy (MBE) system. The wafers were characterized with a Polaron C-V (capacitance/voltage) profiling machine (fig. 2).

Figure 1. Doping profile used for this device.

7000 Å	$6 \times 10^{16}$	n⁻ GaAs				
2.5 μm	$4 \times 10^{18}$	n+ GaAs				
5000 Å	buffer	GaAs				
GaAs substrate semi-insulating						


Figure 2. Polaron data of doping profile on PSIF3 5-2.



# 3. Design and Layout

Sanders had 94-GHz phase-shifter chips left over from the old Martin Marietta Laboratories and used those chips to build the first modules. They quickly realized that the new modules had no rf blocking capacitors between chips, so they had no way to independently control the diodes. The original design had to be changed so that rf blocking capacitors could be placed on the input side of the chip. (The original design already had blocking capacitors on the output side.) After consulting with the chip designer, Sandy Weinreb of the Jet Propulsion Laboratory, I changed the layout and sent the layout files to Sanders for mask fabrication. Figure 3 shows the final design of the chip.

Figure 3. Chip design used for FedLab project.



## 4. Processing

The process given here is an 11-mask-level process with wafer thinning to  $100~\mu m$ . This process is done at two locations: the Laboratory for Physical Sciences at the University of Maryland and the ARL compound in Adelphi, MD. Presented below is each process level and what was done. The process was developed with five lots of wafers of two or three wafers each, all going through the process at one time. Each lot consisted of at least one dummy (test) wafer for etch calibration and photoresist profile evaluations. Negative resists used for liftoffs were Futurrex NR8-1500 and NR7-3000.

Two steps were constantly being done for all the levels: plasma descum and oxide etching. Plasma descum is done to remove any photoresist residue left after photoresist development. Plasma descum either occurred in a parallel-plate machine or was done with a reactive ion etcher (RIE). Oxide etching was done to etch away any oxide generated during plasma descumming or removal of the native oxide.

#### 4.1 Ohmic Contact

The ohmic contact process involves etching the wafers to make an ohmic contact to the  $n^+$ -GaAs layer. First, the wafers are coated with 1.5-µm-thick negative photoresist to create the selected areas where I would like to produce the ohmic contacts. The wafers are etched in an inductively coupled plasma (ICP) system to a depth of about 6500 Å. Next, the samples are chemically etched for 1 min in  $3:1:50~H_3PO_4:H_2O_2:DI$  (deionzed)  $H_2O$ ; this etch removes any surface damage created during the dry etching. The final etch depth needed is 7000 Å. After the samples are oxide etched in  $1:1~HCl:DI~H_2O$ , they are placed in an e-beam evaporator for ohmic metal deposition. The metalization scheme used for this work is 800-Å Au: 400-Å Ge: 350-Å Ni: 500-Å Au. The excess metal is lifted off, and the wafers are annealed in a rapid thermal annealer (RTA) at 420 °C for 20 s.

#### 4.2 Anode Contact Formation

To form an anode contact, I make a Schottky contact to the n-GaAs layer. The wafers are again coated with negative photoresist and aligned so that the anode pad is within the opening of the ohmic pad. After plasma descums, the wafers are oxide etched again and placed in the e-beam evaporator. The anode contact metalization scheme is 500-Å Ti : 250-Å Pt : 1000-Å Au. The metal and resist are lifted off before the wafers are cleaned. The contacts are measured so that I can ensure desired breakdown and resistance values.

#### 4.3 Mesa Isolation

For mesa isolation, a pattern of photoresist is first applied to protect the area around the diode structures. A 3- $\mu$ m-thick positive photoresist is used for this purpose. After plasma descums, the wafers are etched in the ICP to a depth of 3.5  $\mu$ m. The dummy wafer is etched first so that the GaAs etch rate value can be determined, and then the etch time is adjusted so that the etch achieves 3.5  $\mu$ m. The wafers are then chemically etched in 3:1:50  $H_3PO_4$ :  $H_2O_2$ : DI  $H_2O$  until a depth of 3.9 to 4.0  $\mu$ m is reached.


#### 4.4 Resistors

Patterns for resistors are done with a 3- $\mu$ m negative resist. A layer of this thickness is needed to give mesas adequate protection during this step. The resistor material used for this process is TaN, which is reactively sputtered onto the wafers. The system used is the CVC 610 dc sputtering machine, with a tantalum target and nitrogen added into the argon plasma to create TaN films. Sheet resistivities are measured and calibrated with a cross bridge test structure. Flow rates and power are adjusted to yield sheet resistances of 50  $\Omega$  per square. Figure 4 shows a passivated resistor.

#### 4.5 Circuit Metal

Circuit metal (also called link) is used (1) to connect resistors, (2) to be the bottom plates for the capacitors that come in the next step, and (3) to create the Lange couplers. The same 3-µm negative resist is used for this liftoff process. Linewidth control is important at this step. The Lange couplers are designed for 94 GHz, so if the linewidths are off, the circuits will have more loss than expected. Samples are plasma descummed and then oxide etched before being placed in the *e*-beam evaporator. The metalization scheme used for this step is 1000-Å Ti : 250-Å Pt : 3000-Å Au : 500-Å Ti. The metalization is thicker so that the line resistances are kept low. Metal and resist are lifted off.

Figure 4. Passivated resistor on PSIF3 4-3 wafer.



#### 4.6 Dielectric

PECVD (plasma-enhanced chemical vapor deposition) grown silicon nitride is used as the dielectric material. The wafers are cleaned and placed in the PECVD system. The film is deposited to a thickness of 2000 Å. Silicon nitride is deposited on additional test samples so that etch rates can be calculated later in this step. Photoresist is spun on after the dielectric deposition runs. The samples are then patterned to leave photoresist in the spots that need to be protected: diode mesas, resistors, and capacitors. Wafers are etched in an RIE with  $CF_4$ . Care is taken not to etch too long, since  $CF_4$  will attack the underlying titanium layer.

## 4.7 Air Bridge Formation

Air bridge formation requires five steps: post photoresist application, electroplating base, span photoresist application, electroplating, and photoresist/base stripping. First, AZ4620 positive photoresist is used to achieve 6.5 to 7.0  $\mu m$  of post photoresist. This photoresist is used to define the opening on top of the diode and form the bottom of the air bridges. The wafers are descummed and hard baked at 115 °C for 20 min. The wafers are oxide etched before being placed in the CVC sputtering machine. Second, plating base layers are deposited with the metalization scheme of 500-Å Ti : 1000-Å Au : 250-Å Ti. Third, the span photoresist, AZ4620, is spun on the wafers right after the wafers come out of the sputtering machine. The top titanium layer is etched away with 10% buffered hydrofluoric acid (BHF) solution. Fourth, the wafers are plated up to 4  $\mu m$  in a Technics TG-25 plating solution. Last, the photoresist and metals are etched with solvents, developers, and RIE.

# 4.8 Wafer Thinning

The wafers are then cleaved down to a 2-in. by 1-in. area to fit into the ICP system. Wafers are coated with FSC-M photoresist and hotplate baked at 140 °C for 10 min. The resist layer is used to prevent the air bridges from collapsing during mounting to the sapphire carriers. Samples are hand mounted to the sapphire (frontside down) with Z-71 wax. The samples are lapped to 110  $\mu m$  on a glass plate with 9- $\mu m$  calcined alumina and water. The wafers are polished down to 100  $\mu m$  on a polishing cloth with bleach and 0.3- $\mu m$  alumina.


#### 4.9 Transfer Etch

The first step to affect the wafer back is the transfer of alignment marks from the front to the back of the wafer. The wafers are coated with positive photoresist (AZ4330), and the patterns are aligned by an aligner with IR imaging. Alignment marks on the mask are aligned to the alignment marks on the front of the wafer. The resist is removed where the alignment marks need to be located, and the wafers are then etched in 3:1:50 H<sub>3</sub>PO<sub>4</sub>: H<sub>2</sub>O<sub>2</sub>: DI H<sub>2</sub>O for 5 min.

### 4.10 Via-Hole Etching

Three layers of AZ4620 are used to pattern the wafers for dry etching of via holes. A total thickness of 21  $\mu m$  of resist is needed to etch through 100  $\mu m$  of GaAs. The ICP system is used again for this step. Maximum chlorine and BCL3 flow rates (20 sccm each) are used with etching pressures of 15 mT. Average etching rates of 2  $\mu m/min$  are achieved at room temperature. Figure 5 is a side view of an etched via-hole profile. I periodically check the wafers under the microscope to see if the vias are etched to the gold layer on the front of the wafer. The bottom contact diameter of the via is kept under 60  $\mu s$ .


Figure 5. Side view of an etched via hole created by ICP.



### 4.11 Linkback Plating

The wafers are cleaned with solvents and plasma descummed in an RIE. Samples are oxide etched in 1:9 NH<sub>4</sub>OH: DI H<sub>2</sub>O for 1 min. Wafers are placed in the CVC sputtering machine for electroplating base deposition. The metalization scheme is 1000-Å Ti: 3000-Å Au: 500-Å Ti. Waycoat SC negative resist is spun on the wafers after the deposition runs. This resist when exposed is very resilient to its developer. This property is needed so that the vias can be developed out while the pattern on the back of the wafer stays in place. The top titanium layer is etched in 10% BHF. The wafers are plated with 4  $\mu m$  of gold with the Technics TG-25 plating solution. After plating, the wafers are  $O_2$  plasma etched in an RIE to remove the SC negative resist. The electroplating base is chemically removed. The wafers are flipped and cleaned for discrete diode dc and rf testing. Figure 6 is the front of a finished chip.

Figure 6. A finished chip from wafer PSIF3 4-3.



# 5. Summary

Described in the previous section is a working diode phase circuit process used to deliver chips to Sanders for the E-scan array radar project. Out of the six epitaxial wafers going through the process, only two failed. Dc testing was done on discrete devices (fig. 7), which consisted of via continuity testing, *I-V* testing, and four-point testing for calculating series resistances. Dc test results showed a series resistance average of 3  $\Omega$ , ideality factors of 1.1, breakdown voltages of 13.5 to 15.5 V, and over 90-percent continuity yield on via holes. Sanders has just started to test the chips on wafers at 94 GHz. The first results show a phase shift of 357° with a loss of 7.7 dB at a bias of 10 V (fig. 8). A copy of an actual "traveler" (a blueprint of the process) is provided in the appendix.

Figure 7. Discrete diodes used for dc testing.





Figure 8. First 94-GHz test results from Sanders (chip 2812).



Bias (V)	Loss (dB)	Phase shift (°)
10.0	-7.7	36
6.1	-8.0	-10
3.9	-8.6	-54
2.5	-9.6	-98
1.5	-10.6	-148
0.5	-13.3	-238
-0.1	-15.5	-321

# Acknowledgments

Thanks go to Stefan Svensson for the growth of the epitaxial material and for reviewing this report. I also wish to thank Steve Brown (ARL), Allen Lepore (ARL), Kevin Larson (Northrup Grumman), and Doug Burrows (Sanders) for mask fabrication.

•				

# Appendix. Process Traveler

The process traveler presented in this appendix was the general blueprint used to fabricate the circuits described in this report. Individual steps were optimized independently and then put together to form this process. Every lot had a traveler accompanying it as it went through the process. Actual times and conditions were written down as the lots went through each step. Each lot had at least one mechanical wafer to verify process times and machine conditioning.

#### 1.00 Ohmic Metal

1.01 Clean

ACE soak: 10 min, IPA soak: 10 min, blow dry

1.02 Hard Bake

Convection oven, 120 °C, 30 min

1.03 Coat Photoresist

Spinner: HMDS, 4 krpm, 20 s

Futurrex NR8-1500, 4 krpm, 20 s

1.04 Soft Bake

Hot plate, 120 °C, 60 s

1.05 Expose

Mask: ohmic

Tool: Karl Suss contact aligner, Exposure: 11 mW/cm<sup>2</sup>, 15 s

1.06 Develop

RD2: 110 s, DI rinse 1 min, blow dry

1.07 Inspect

Resist overhang, adhesion

Critical dimension

1.08 Descum

Plasma asher: Metrix

100% O<sub>2</sub>, 66 sccm, 100 W, 1 min

1.09 Inspect

Photoresist adhesion

1.10 Ohmic Etch

RIE etch

	Flo	w	Power			
	(sccm)		Pressure	(W)	Time	
Wafer	$BCl_3$	$Cl_2$	(mTorr)	RF1/RF2	(min)	
Test	12.5	2.5	5	70/500	1.5	
Wafer 1	12.5	2.5	5	70/500		
Wafer 2	12.5	2.5	5	70/500		

	Chem etch						
-	3:01:50 H <sub>3</sub> PO <sub>4</sub> : H <sub>2</sub> O <sub>2</sub> : H <sub>2</sub> O Photoresist thickness (Å): Etch depth (Å): Etch time (s):						
	Total thickness (sum of photo thickness & etch depth) (Å):						
	Desired etch depth: 1500–2000 Å						
1.11	Oxide Etch						
	50% HCl, 60 s, DI rinse 20 s, blow dry						
1.12	Deposit Thin Film						
	Tool:						
	Design thickness Rate Thickness  Metal (Å) (Å/s) (Å)  Au 800  Ge 400  Ni 350  Au 500						
1.13	Liftoff						
	Beaker/air brush, ACE: min						
1.14	Inspect						
	Critical dimension						
1.15	Measure Metal Thickness						
	Thickness (Å):						
1.16	Clean						
	ACE soak: 10 min, IPA soak: 10 min; blow dry						
1.17	Bake						
	Convection oven, 125 °C, 25 min						
1.18	RTA						
	AG610, Recipe: GaAs						
	Temp: 420 °C						
	Time: 20 s						
	Degree of overshoot per wafer run (°C): 1 2 3						
1.19	Inspect						

# 2.00 Anode Metal

2.01	Clean							
	ACE soak: 10 min; IPA soak: 10 min, blow dry							
2.02	Hard Bake							
	Convection oven, 120 °C, 30 min							
2.03	Coat Photoresist							
	Spinner: HMDS, 4 krpm, 20 s Futurrex NR8-1500, 4 krpm, 20 s							
2.04	Soft Bake							
	Hot plate, 120 °C, 60 s							
2.05	Expose							
	Mask: anode Tool: Karl Suss contact aligner Exposure: 11 mW/cm², 11 s							
2.06	Develop							
	RD2: 110 s, DI rinse 1 min, blow dry							
2.07	Inspect							
	Resist overhang, adhesion Critical dimension							
2.08	Descum							
	Plasma asher: Metrix $100\% O_2$ , $66$ sccm, $100 W$ , $1$ min							
2.09	Oxide Etch							
	50% HCl, 60 s, DI rinse 20 s, blow dry							
2.10	Inspect							
	Photoresist adhesion							
2.11	Deposit Thin Film							
	Tool:							
	Design thickness Rate Thickness							
	Metal (Å) (Å/s) (Å) Ti 500							
	Pt 250							
	Au 1500							

2.12	Liftoff				
	Beaker/air brush, ACE: min ACE soak: 10 min, IPA soak: 10 min, blow dry				
2.13	Inspect				
	Critical dimension Metal edge acuity				
2.14	Measure Metal Thickness				
	Thickness (Å):				

#### 3.00 Mesa

3.01 Clean

ACE soak: 10 min; IPA soak: 10 min, blow dry

3.02 Hard Bake

Convection oven, 120 °C, 30 min

3.03 Coat Photoresist

Spinner: HMDS, 4 krpm, 20 s AZP 4330, 4 krpm, 20 s

3.04 Soft Bake

Convection oven, 100 °C, 25 min

3.05 Expose

Mask: mesa

Tool: Karl Suss contact aligner Exposure: 11 mW/cm<sup>2</sup>, 10 s

3.06 Develop

Beakers with solution: AZ400K : DI = 1 : 4

Time: 50 s

Rinse in DI: 1 min, blow dry

3.07 Inspect

3.08 Descum

Plasma asher: Metrix

100% O<sub>2</sub>, 66 sccm, 100 W, 1.5 min

3.09 Mesa Etch

RIE etch

ICP or MIE

		Flo	w	Power		
	Pressure	(scc	m)	(W)	Time	Etch depth
Wafer	(mTorr)	$BCl_3$	$Cl_2$	RF1/RF2	(min)	(Å)
Test	5	12.5	2.5	70/500	20	
Wafer :	1 5	12.5	2.5	70/500		
Wafer 2	2 5	12.5	2.5	70/500		

	Chem etch								
	$3:01:50$ $H_3PO_4:H_2O_2:H_2O$								
	_		Etch depth . (Å)	Height measurement (Å)					
			<del></del>	<del></del>					
3.10	Strip Resi	st							
	Beaker, AG	CE soak,	IPA soak, blo	w dry					
3.11	Inspect								
3.12	Measure Mesa Height								
	Height (Å	):							

#### 4.00 Resistor

4.01 Clean

ACE soak: 10 min; IPA soak: 10 min, blow dry

4.02 Hard Bake

Convection oven, 120 °C, 30 min

4.03 Coat Photoresist

Spinner: HMDS, 4 krpm, 20 s

Futurrex NR7-3000, 4 krpm, 20 s

4.04 Soft Bake

Hot plate, 120 °C, 60 s

4.05 Expose

Mask: circuit metal

Tool: Karl Suss contact aligner Esposure: 11 mW/cm<sup>2</sup>, 27 s

4.06 Postbake

Hot plate, 120 °C, 60 s

4.07 Develop

RD6: 30 s, DI rinse 1 min, blow dry

4.08 Inspect

Resist overhang, adhesion

Critical dimension

4.09 Descum

Plasma asher: Metrix

100% O<sub>2</sub>, 66 sccm, 100 W, 1.5 min

4.10 Oxide Etch

50% HCl, 60 s, DI rinse 20 s, blow dry

4.11 Inspect

Photoresist adhesion

4.12 Deposit Thin Film

Tool: CVC

		Flow		Dep.			
	Target	(sccm)	Pressure	Power	Time	rate	Design
Wafer	metal	$N_2/Ar$	(mTorr)	(W)	(min)	(Å/s)	(Å)
Test	Ta	3/30	10	700	6		400-440
1	Ta	3/30					400-440
2	Ta	3/30					400-440

4.13	Liftoff

RR2 Remover soak and rinse, 100 °C, 10 min Beaker/air brush, ACE: \_\_\_\_\_ min ACE soak: 10 min, IPA soak: 10 min, blow dry

# 4.14 Inspect

Critical dimension Metal edge acuity

# 4.15 Measure Metal Thickness

Thickness (Å): \_\_\_\_\_

#### 5.00 Circuit Metal

5.01 Clean

ACE soak: 10 min, IPA soak: 10 min, blow dry

5.02 Hard Bake

Convection oven, 120 °C, 30 min

5.03 Coat Photoresist

Spinner: HMDS, 4 krpm, 20 s

Futurrex NR7-3000, 4 krpm, 20 s

5.04 Soft Bake

Hot plate, 120 °C, 60 s

5.05 Expose

Mask: circuit metal

Tool: Karl Suss contact aligner Exposure: 11 mW/cm<sup>2</sup>, 20 s

5.06 Postbake

Hot plate, 120 °C, 60 s

5.07 Develop

RD6: 30 s, DI rinse 1 min, blow dry

5.08 Inspect

Resist overhang, adhesion

Critical dimension

5.09 Descum

Plasma asher: Metrix

100% O<sub>2</sub>, 66 sccm, 100 W, 1 min

5.10 Oxide Etch

50% HCl, 60 s, DI rinse 20 s, blow dry

5.11 Inspect

Photoresist adhesion

5.12	Deposit Thin Film			
	Tool: _			
	Metal		Rate (Å/s)	Thickness
			(A/S)	(A)
	Ti	500		
	Pt	250		
	Au	3000		
	Ti	500		
5.13	Liftoff	:		
	Beaker	/air brush,	ACE:	e, 100 °C, 10 min min : 10 min, blow dry
5.14	Inspec	t		
		l dimension edge acuity		
5.15	Measu	ire Metal Th	ickness	
	Thickr	iess (Å):		

#### 6.00 Passivation

6.01 Clean

ACE soak: 15 min, IPA soak: 15 min, blow dry

6.02 Hard Bake

Convection oven, 120 °C, 30 min

6.03 Deposit Thin Film

Tool: LPS Plasmalab Temp: 300 °C

Fl	οw
_ 1	UVV.

	Pressure	(sco	cm)	Power	Dep. time	Thickness
Wafer	(mTorr)	$NH_3$	$SiH_4/N_2$	(W)	(min)	(Å)
Test	350	5	200	20	21	
1						
2						***

- 6.04 Inspect
- 6.05 Coat Photoresist

Spinner: HMDS, 4 krpm, 20 s AZP 4330, 4 krpm, 20 s

6.06 Softbake

Convection oven, 105 °C, 25 min

6.07 Expose

Mask: passivation

Tool: Karl Suss contact aligner

Exposure: 11 mW/cm<sup>2</sup>

6.08 Develop

Beaker switch solutions: AZ400K : DI = 1 : 4

Time: 50 s

Rinse in DI: 1 min, blow dry

- 6.09 Inspect
- 6.10 Etch

Tool: PlasmaLab RIE

Gas: CF<sub>4</sub>

	Pressure	Flow	Power	Etch time
Wafer	(mTorr)	(%)	(W)	(min)
Test	100	30	100	3
1				
2				

6.11 Strip Resist

ACE soak, IPA soak, blow dry

6.12 Inspect

6.13 Measure Nitride/Oxide Height

Height (Å): \_\_\_\_\_

## 7.00 Electroplate

7.01 Clean

ACE soak: 10 min, IPA soak: 10 min, blow dry

7.02 Hard Bake

Convection oven, 120 °C, 30 min

7.03 Coat Photoresist

Spinner: HMDS, 4 krpm, 20 s AZP4620, 4 krpm, 20 s

7.04 Soft Bake

Convection oven, 105 °C, 25 min

7.05 Expose

Mask: post

Tool: Karl Suss contact aligner Exposure: 11 mW/cm<sup>2</sup>, 18 s

7.06 Develop

Beaker switch solution: AZ400K : DI = 1:4, 60 s

Rinse in DI: 1 min, blow dry

7.07 Inspect

7.08 Measure Postresist Thickness

Thickness (Å): \_\_\_\_\_

7.09 Descum

Plasma asher: Metrix

100% O<sub>2</sub>, flow rate: 66 sccm, 100 W, 1 min

7.10 Postbake

Convection oven, 115 °C, 15 min

7.11 Oxide Etch

Etchant: 10% NH<sub>4</sub>OH, 30 s, blow dry 1 min

7.12 Plating Base Deposition

Tool: CVC sputtering machine

Desired Power Flow Time layer Pressure thickness (Å) (mTorr) Metal (W) (sccm) (s) Ti 500 700 10 30 7.8 1000 10 300 30 15.0 Au Ti 250 10 700 30 3.9

#### 7.13 **Coat Photoresist** Spinner AZP4620, 4 krpm, 20 s 7.14 Soft Bake Convection oven, 100 °C, 25 min 7.15 Expose Mask: span Tool: Karl Suss contact aligner Exposure: 11 mW/cm<sup>2</sup>, 30 s 7.16 Develop Solution: AZ400K : DI = 1 : 4,70 sRinse in DI: 1 min, blow dry 7.17 Inspect 7.18 Descum Plasma asher: Metrix $100\% O_2$ , 66 sccm, 100 W/2 min7.19 **Measure Resist Thickness** 7.20 Ti Etch Beaker, 10% BHF, 50 s 7.21 Electroplate Solution: Technicgold 25, 120 °F Design: 4 µm Pulse power supply: 10% duty cycle, 90 min at 8 mA DI rinse 1 min, blow dry Thickness measurement (µm): 7.22 Strip Span Resist Mask: none Tool: Karl Suss contact aligner Exposure: 11 mW/cm<sup>2</sup>, 2 min Developer: AZ400K : DI = 1 : 4, 2 minDI rinse 1 min, blow dry 7.23 **Inspect** 7.24 **Strip Plating Base** Ti Gas: CF<sub>4</sub> Pressure Flow Power Etch time Wafer (mTorr) (sccm) (W) (s) Test Wafer 1

Wafer 2

	Au 50% Technistrip, 45–60 s, rinse, blow dry Ti 10% BHF, 20 s, rinse, blow dry				
7.25	Strip Post Photoresist				
	Tool: PlasmaLab RIE Gas: O <sub>2</sub>				
	Pressure Flow Power Etch time Wafer (mTorr) (sccm) (W) (s)				
	Test				
	ACE spin, IPA spin: 10 min, spin dry				
7.26	Inspect				
7.27	Measure Plating Thickness				
	Thickness (um):				

# 8.00 Lapping (Target: $100 \mu m$ )

8.01	Mount Wafer Face Down
	Wax: Uniformity (μm): ±
8.02	Lap Wafer
	Grit used: Starting thickness (µm): Midpoint thickness (µm):
8.03	Polish Wafer
	Chemical used: Time (s): Final thickness (µm):

9.00	Alignment	Mark	Transfer	
		q	01	C

9.01	Clean		
	ACE spin, IPA spin: 10 min, spin dry		
9.02	Hard Bake (optional)		
	Convection oven, 120 °C, 30 min		
9.03	Coat Photoresist		
	Spinner: HMDS, 4 krpm, 20 s AZP4330, 4 krpm, 20 s		
9.04	Soft Bake		
	Convection oven, 105 °C, 30 min		
9.05	Expose		
	Mask: anode Tool: Karl Suss contact aligner Exposure: 11 mW/cm², 10 s		
9.06	Develop		
	Beakers with solution: 1:4 400KAZ: DI, 45 s, DI rinse 10 s, blow dry		
9.07	Descum		
	Plasma asher: Metrix 100% O <sub>2</sub> , 66 sccm, 100 W, 1 min		
9.08	Inspect		
9.09	Transfer Etch		
	Chem etch		
	$3:01:50$ $H_3PO_4:H_2O_2:H_2O$		
	Etch rate Time Etch depth Wafer (Å/s) (s) (Å)		
	Test		
9.10	Measure Depth		

Depth (Å): \_\_\_\_\_

# 10.00 Via Hole

10.01	Clean
	ACE spin, IPA spin, spin dry
10.02	Hard Bake (optional)
	Convection oven, 120 °C, 30 min
10.03	Coat Photoresist
	Spinner AZ4620, 3 krpm, 20 s, 3 coats
10.04	Soft Bake
	Convection oven, 110 °C/60 min, 100 °C/45 min, 90 °C/30 min
10.05	Expose
	Mask: via Tool: Karl Suss contact aligner Exposures: 11 mW/cm², 90 s
10.06	Develop
	Beakers with solution: AZ400K : DI = 1 : 4, 90 s Rinse in DI 1 min, blow dry
10.07	Inspect
10.08	Measure Via Resist Thickness
	Thickness (μm):
10.09	Descum
	Plasma asher: Metrix 100% O <sub>2</sub> , 66 sccm, 100 W/1 min
10.10	Postbake (optional)
	Convection oven, 120 °C, 15 min
10.11	Via Etch
	DC bias (V):
	Flow Power
	Pressure (sccm) (W) Time Wafer (mTorr) BCl <sub>3</sub> Cl <sub>2</sub> RF1/RF2 (min)
	Test
	1
	2
10.12	Strip Photoresist

# 11.00 Backside Electroplating Base

11.01 Clean

11.02 Descum

Plasma asher: Metrix

100% O<sub>2</sub>, 66 sccm, 100 W, 1 min

11.03 Oxide Etch

Etchant: 10% NH<sub>4</sub>OH, 30 s, blow dry 1 min

11.04 Deposit Plating Base

Tool: CVC sputtering machine

	Desired				
	layer	Pressure	Power	Flow	Time
Metal	thickness (Å)	(mTorr)	(W)	(sccm)	(min)
Ti	1000	10	700	30	15.6
Au	3000	10	300	30	<b>4</b> 5.0
Ti	250	10	700	30	3.9

# 12.00 Backside Electroplating Photowork

12.01 Clean Wafer

12.02 Coat Photoresist

Spinner: HMDS, 4 krpm, 20 s Waycoat, 4 krpm, 20 s

12.03 Soft Bake

Convection oven, 90 °C, 30 min

12.04 Expose

Mask: back link

Tool: Karl Suss contact aligner Exposure: 11 mW/cm<sup>2</sup>, 30 s

12.05 Develop

PF develop for about 5 min, then rinse in N-butyl acetate

12.06 Inspect

Critical dimension

12.07 Descum

Plasma asher: Metrix

 $100\% O_2$ , 66 sccm, 100 W, 1 min

#### 13.00 Backside Electroplating

#### 13.01 Ti Etch

Beaker with solution, 10% BHF, 50 s

### 13.02 Electroplate

Solution: Technicgold 25, 120 °F Design: 4  $\mu$ m Pulse power supply: 10% duty cycle, 60 min at 10 mA DI rinse 1 min, blow dry

Thickness measured (µm): \_\_\_\_\_

#### 13.03 Strip Resist

Tool: RIE

Pressure Power Time (mTorr) Flow (W) (min)  $300 ext{ } 40\% ext{ } O_2 ext{ } 75 ext{ } 35$ 

## 13.04 Inspect

#### 13.05 Strip Plating Base

Ti 10% BHF, 60 s, rinse, blow dry

Au 50% Technistrip, 45–60 s, rinse, blow dry

Ti 10% BHF, 20 s, rinse, blow dry

#### Distribution

Admnstr

Defns Techl Info Ctr Attn DTIC-OCP

8725 John J Kingman Rd Ste 0944

FT Belvoir VA 22060-6218

**DARPA** 

Attn S Welby 3701 N Fairfax Dr

Arlington VA 22203-1714

Ofc of the Secy of Defns Attn ODDRE (R&AT)

The Pentagon

Washington DC 20301-3080

Ofc of the Secy of Defns

Attn OUSD(A&T)/ODDR&E(R) R J Trew

3080 Defense Pentagon Washington DC 20301-7100

AMCOM MRDEC

Attn AMSMI-RD W C McCorkle Redstone Arsenal AL 35898-5240

Dir for MANPRINT

Ofc of the Deputy Chief of Staff for Prsnnl

Attn J Hiller

The Pentagon Rm 2C733 Washington DC 20301-0300

SMC/CZA

2435 Vela Way Ste 1613 El Segundo CA 90245-5500

**TECOM** 

Attn AMSTE-CL

Aberdeen Proving Ground MD 21005-5057

US Army ARDEC

Attn AMSTA-AR-TD M Fisette

Bldg 1

Picatinny Arsenal NJ 07806-5000

US Army Info Sys Engrg Cmnd Attn AMSEL-IE-TD F Jenia FT Huachuca AZ 85613-5300

US Army Natick RDEC Acting Techl Dir

Attn SBCN-T P Brandler Natick MA 01760-5002 US Army Simulation Train & Instrmntn

Cmnd

Attn AMSTI-CG M Macedonia

Attn J Stahl

12350 Research Parkway Orlando FL 32826-3726

US Army Soldier & Biol Chem Cmnd

Dir of Rsrch & Techlgy Dirctrt Attn SMCCR-RS I G Resnick

Aberdeen Proving Ground MD 21010-5423

US Army Tank-Automtv Cmnd RDEC

Attn AMSTA-TR J Chapin Warren MI 48397-5000

US Army TRADOC

Battle Lab Integration & Techl Dirctrt

Attn ATCD-B

FT Monroe VA 23651-5850

**US Military Acdmy** 

Mathematical Sci Ctr of Excellence Attn MADN-MATH MAJ M Huber

Thayer Hall

West Point NY 10996-1786

Nav Surfc Warfare Ctr

Attn Code B07 J Pennella 17320 Dahlgren Rd Bldg 1470 Rm 1101

Dahlgren VA 22448-5100

Univ of Maryland Lab for Physical Sci

Attn D Stone

8050 Greenmead Dr

College Park MD 20740

Hicks & Assoc Inc

Attn G Singley III

1710 Goodrich Dr Ste 1300

McLean VA 22102

Jet Propulsion Lab Attn S Weinreb

4800 Oak Grove Dr MS-168-214

Pasadena CA 91109

Palisades Inst for Rsrch Svc Inc

Attn E Carr

1745 Jefferson Davis Hwy Ste 500

Arlington VA 22202-3402

# Distribution (cont'd)

Sanders A Lockheed Martin Co Attn D Fontaine Attn N Byer PO Box 868 M/S MER 15-1351 Nashua NH 03061

Director
US Army Rsrch Ofc
Attn AMSRL-RO-D JCI Chang
Attn AMSRL-RO-EN W D Bach
PO Box 12211
Research Triangle Park NC 27709

US Army Rsrch Lab
Attn AMSRL-DD J M Miller
Attn AMSRL-CI-AI-R Mail & Records Mgmt
Attn AMSRL-CI-AP Techl Pub (3 copies)
Attn AMSRL-CI-LL Techl Lib (3 copies)
Attn AMSRL-D D R Smith
Attn AMSRL-SE-RL W Berk (15 copies)
Attn AMSRL-SE-RL S Brown
Attn AMSRL-SE-RL A Lepore
Attn AMSRL-SE-RL S Svensson
Adelphi MD 20783-1197

REPORT DO	OCUMENTATION	PAGE	Form Approved OMB No. 0704-0188
Public reporting burden for this collection of inf- gathering and maintaining the data needed, an collection of information, including suggestions Davis Highway, Suite 1204, Arlington, VA 222:	ormation is estimated to average 1 hour per resp d completing and reviewing the collection of infor for reducing this burden, to Washington Headqu 02-4302, and to the Office of Management and B	onse, including the time for reviewi mation. Send comments regarding arters Services, Directorate for Info udget, Paperwork Reduction Proje	ng instructions, searching existing data sources, this burden estimate or any other aspect of this imation Operations and Reports, 1215 Jefferson ot (0704-0188), Washington, DC 20503.
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE November 2000	3. REPORT TYPE A	nd dates covered c 99-May 00
4. TITLE AND SUBTITLE A Process Phase-Shifter MMICs	for 94-GHz Schottky-Diod	e-Based	5. FUNDING NUMBERS DA PR: AH94
6. AUTHOR(S) Warren Berk			PE: 62705A
7. PERFORMING ORGANIZATION NAME(S) U.S. Army Research Lab Attn: AMSRL-SE-RL 2800 Powder Mill Road Adelphi, MD 20783-119	ooratory email: berk@arl.arm	ıy.mil	8. PERFORMING ORGANIZATION REPORT NUMBER ARL-TN-166
9. SPONSORING/MONITORING AGENCY NO. U.S. Army Research Lab 2800 Powder Mill Road Adelphi, MD 20783-119	poratory		10. SPONSORING/MONITORING AGENCY REPORT NUMBER
11. SUPPLEMENTARY NOTES ARL PR: 9NE6J2 AMS code: 622705.H94			
12a. DISTRIBUTION/AVAILABILITY STATE! distribution unlimited.	MENT Approved for public 1	release;	12b. DISTRIBUTION CODE
produced at the Army F Physical Sciences. This r	Research Laboratory and th	ne University of Ma	ted circuit (MMIC) process aryland's Laboratory for oduce 94-GHz phase shifters
14. SUBJECT TERMS F-scap oct	anada ahaada aa		
E-Scan, Oct	opack, phased-array radar		15. NUMBER OF PAGES 42 16. PRICE CODE
17. SECURITY CLASSIFICATION OF REPORT Unclassified	18. SECURITY CLASSIFICATION OF THIS PAGE Unclassified	19. SECURITY CLASSIFICATION OF ABSTRACT Unclassified	Est Elimitation of Abottino

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.